

Request Form for Translation

Translation Branch
The world of foreign prior art to you.

U. S. Serial N. : 09/316580

Requester's Name: Steven Loke

Phone No. : 308-4920

Fax No. : _____

Office Location: CP4-4A13

Art Unit/Org. : 2811

Group Director: Rolf Hille

Is this for Board of Patent Appeals? Yes

Date of Request: 3/12/01

Date Needed By: 4/2/01

(Please do not write ASAP-indicate a specific date)

PTO 2001-1874

S.T.I.C. Translations Branch

Phone: 308-0881
Fax: 308-0989
Location: Crystal Plaza 3/4
Room 2C01

SPE Signature Required for RUSH:

Document Identification (Select One):

** (Note: Please attach a complete, legible copy of the document to be translated to this form)**

1. ☒ Patent Document No. 02-18961
Language Japanese
Country Code JP
Publication Date 1/23/90

2. ☐ Article No. of Pages _____ (filled by STIC)
Author _____
Language _____
Country _____

3. ☐ Other Type of Document _____
Country _____
Language _____

Document Delivery (Select Preference):

☒ Delivery to nearest EIC/Office Date: 3/27 (STIC Only)
☐ Call for Pick-up Date: _____ (STIC Only)
☐ Fax Back Date: _____ (STIC Only)

To assist us in providing the most cost effective service, please answer these questions:

Will you accept an English Language Equivalent?

☒ No (Yes/No)

Will you accept an English abstract?

No (Yes/No)

Would you like a consultation with a translator to review the document prior to having a complete written translation?

No (Yes/No)

STIC USE ONLY

Copy/Search

Processor: GP
Date assigned: 3/13
Date filled: 11
Equivalent found: _____ (Yes/No)

Doc. No.: _____
Country: _____

Remarks: _____

Translation

Date logged in: 3/13
PTO estimated words: 781
Number of pages: 4

In-House Translation Available: _____

In-House: _____ Contractor: _____

Translator: PM Name: _____

Assigned: 3-14-01 Priority: _____

Returned: 3/26/01 Sent: _____

Returned: _____

02-18961

Jan. 23, 1990

L2: 1 of 1

MANUFACTURE OF SEMICONDUCTOR SUBSTRATE

INVENTOR: SEIICHI IWAMATSU

ASSIGNEE: SEIKO EPSON CORP, et al. (30)

APPL NO: 63-169592

DATE FILED: Jul. 7, 1988

PATENT ABSTRACTS OF JAPAN

ABS GRP NO: E0910

ABS VOL NO: Vol. 14, No. 163

ABS PUB DATE: Mar. 29, 1990

INT-CL: H01L 27/12; H01L 21/76

ABSTRACT:

PURPOSE: To prevent separation of an Si film from the bonding face of an SOI substrate, etc., by implanting ions into a bonding interface when bonding silicon with silicon, silicon with silicon oxide, or silicon oxide with silicon oxide by silanol action.

CONSTITUTION: A surface of an Si substrate where an SiO₂ film 2 is formed in the thickness of about 13nm and the surface of other Si substrate where an SiO₂ film 3 is formed in the thickness of about 1.μm are brought into contact and are heated to several hundreds degree. That is, by silanol reaction, the SiO₂ film 2 and the SiO₂ film 3 are bonded, and the reverse of the other Si substrate is polished leaving the Si film 4 about 2.μm in thickness. At this stage, ions of Si, O, N, H, P, B, As, etc., are implanted 6 to the whole face at about three millions electron volt so that the concentration distribution of ion kind may be maximum just at the interface 5. Hereby, a kind of ion beam mixing action occurs in the interface 5, and then partial separation also ceases to be generated by heating.

⑫ 公開特許公報(A)

平2-18961

⑬ Int. Cl.³H 01 L 27/12
21/76

識別記号

D

庁内整理番号

7514-5F
7638-5F

⑭ 公開 平成2年(1990)1月23日

審査請求 未請求 請求項の数 1 (全2頁)

⑮ 発明の名称 半導体基板の製造方法

⑯ 特 願 昭63-169592

⑰ 出 願 昭63(1988)7月7日

⑱ 発 明 者 岩 松 誠 一 長野県諏訪市大和3丁目3番5号 セイコーエプソン株式
会社内⑲ 出 願 人 セイコーエプソン株式 東京都新宿区西新宿2丁目4番1号
会社

⑳ 代 理 人 弁理士 上柳 雅 外1名

PTO 2001-1874

S.T.I.C. Translations Branch

明 細 書

1. 発明の名称

半導体基板の製造方法

2. 特許請求の範囲

シリコンとシリコンあるいはシリコンと酸化シリコンあるいは酸化シリコンと酸化シリコンとをシラノール反応により接着するに際し、接着界面にイオン打込みを行なう事を特徴とする半導体基板の製造方法。

3. 発明の詳細な説明

〔産業上の利用分野〕

本発明はS O I (Silicon on Insulator) 基板等の製造方法に関する。

〔従来の技術〕

従来、シリコンとシリコンあるいはシリコンと酸化シリコンあるいは酸化シリコンと酸化シリコ

ンをシラノール反応による接着する技術は良く知られた技術であり、該技術を用いてS O I 基板等が製作されている。

〔発明が解決しようとする課題〕

しかし、上記従来技術によると、接着面に於て部分的に剝離が生ずるという課題があった。

本発明は、かかる従来技術の課題を解決し、接着面に於て部分的な剝離が生じないようにする新しいS O I 基板等の製造方法を提供する事を目的とする。

〔課題を解決するための手段〕

本発明は、シリコンとシリコンあるいはシリコンと酸化シリコンあるいは酸化シリコンと酸化シリコンとをシラノール反応により接着するに際し、接着界面にイオン打込みを行なうことを特徴とする。

〔実施例〕

以下、実施例により本発明を詳述する。

第1図は本発明の一実施例を示すS O I基板の製造方法における要部の断面図である。すなわち、S i基板1の表面にはS i O₂膜(1)2を1 μm厚さ程度形成し、他のS i基板の表面に1 μm厚さ程度形成したS i O₂膜(2)3とを接し、数百度に加熱することにより、シラノール反応によりS i O₂膜(1)2とS i O₂膜(2)3とを接着し、他のS i基板の裏面から研磨を施して、S i膜4を2 μm厚程度残存させる。この段階では、未だS i O₂膜(1)2とS i O₂膜(2)3とは仮接着の段階であり、例えば1000℃程度に加熱すると、界面5では部分的に剥離する。そこで、この段階で予じめS i, O, N, H, P, B, A s等のイオンをイオン打込み6として全面に300万電子ボルト程度にて、丁度界面5にイオン種の濃度分布が最大になる様に打込むと、該界面5により、一種のイオン・ビーム・ミキシング作用が起こり、その後の加熱により部分的な剥離も発生しなく

なる。

〔発明の効果〕

本発明により、S O I基板等の接着面からのS i膜の剥離を防止することができる効果がある。

4. 図面の簡単な説明


第1図は本発明の一実施例を示すS O I基板の製造法における要部の断面図である。

- 1 …… S i 基板
- 2 …… S i O₂ 膜 (1)
- 3 …… S i O₂ 膜 (2)
- 4 …… S i 膜
- 5 …… 界 面
- 6 …… イオン打込み

以 上

出 願 人 セイコーエプソン株式会社

代 理 人 弁理士 上柳雅彦(他1名)



第 1 図

PTO: 2001-1874

Japanese Published Unexamined (Kokai) Patent Application No. H2-18961, published January 23, 1990; Application No. S63-169592, filed July 7, 1988; Int. Cl.⁵: H01L 27/12 21/76; Inventor: Seiichi Iwamatsu; Assignee: Seiko Epson Corporation; Japanese Title: handoutai kiban no Seizou Houhou (Method for manufacture of a Semiconductor Substrate)

1. Title of Invention

Method for Manufacture of a Semiconductor Substrate

2. Claim

A method for manufacture of a semiconductor substrate, characterized in that, when the following combinations of silicon are adhered to each other due to a silanol reaction: a silicon-silicon combination; a silicon-silicon oxide combination; a silicon oxide-silicon oxide combination, ions are injected into the adhesive interface.

3. Detailed Description of the Invention

[Field of Industrial Application]

This invention pertains to manufacturing methods for silicon on insulator (SOI) substrates.

[Prior Art]

A technology to adhere the following combinations of silicon due to a silanol reaction are conventionally known: a silicon-silicon combination; a silicon-silicon oxide combination;

a silicon oxide-silicon oxide combination; by using said technology, SOI substrates are manufactured.

[Problem of Prior Art to Be Addressed]

However, according to prior art technology, the adhesive interfaces are partially peeled. This is a disadvantage of prior art technology.

The present invention is produced to eliminate said disadvantage and aims to offer a method for manufacture of a new SOI substrate so as to prevent a partial peeling occurred onto the adhesive interfaces.

[Measures to Solve the Problem]

The present invention is characterized in that, when the following combinations of silicon are adhered to each other due to a silanol reaction: a silicon-silicon combination; a silicon-silicon oxide combination; a silicon oxide-silicon oxide combination, ions are injected into the adhesive interfaces.

[Embodiment]

The present invention is described hereinbelow with reference to the embodiment.

Fig.1 is a cross-sectional view of a main part of a SOI substrate manufactured by using a method as in an embodiment of the present invention. More specifically, a SiO₂ film (1) 2 is formed onto the surface of a Si substrate 1 at about 1 μ m and then brought into contact with

a SiO₂ film (2) 3 formed onto the surface of another Si substrate at about 1 μm; by heating to several hundred degrees, SiO₂ films (1) 2 and (2) 3 are adhered with each other due to a silanol reaction; a polishing is applied from the back surface of another Si substrate so as to leave a Si film 4 at about 2 μm. In this stage, SiO₂ films (1) 2 and (2) 3 are still temporarily adhered; for example, the temperature is heated to about 1000°C, an interface 5 is partially peeled. For said reason, when an ion injection 6 is applied onto the entire interface at an about 3,000,000 electronic volt in advance by using the following types of ions: Si; O; N; H; P; B; As, so that the concentration distribution of ion seeds becomes maximum right on interface 5, a type of ion beam mixing effects occurs onto interface 5; because of this, a partial peeling does not occur even when a heating is applied later.

[Advantageous Result of the Invention]

When the present invention is used, a peeling of a Si film from the adhesive surface of a SOI substrate can be prevented.

4. Brief Description of the Invention

Fig.1 is a cross-sectional view of a main part of a SOI substrate manufactured by using a method as in an embodiment of the present invention.

1...Si substrate

2...SiO₂ film (1)

3...SiO₂ film (2)

4...Si film

5...Interface

6...Ion injection

Translations Branch

U.S. Patent and Trademark Office

3/26/01

Chisato Morohashi